The combination of nonvolatile memory switching and volatile threshold switching functions of transition metal oxides in crossbar memory arrays is of great potential for replacing charge-based flash memory in very-large-scale integration. Here, we show that the resistive switching material structure, (amorphous TiO x )/(Ag nanoparticles)/(polycrystalline TiO x ), fabricated on the textured-FTO substrate with ITO as the top electrode exhibits both the memory switching and threshold switching functions. When the device is used for resistive switching, it is forming-free for resistive memory applications with low operation voltage (<±1 V) and self-compliance to current up to 50 μA. When it is used for threshold switching, the low threshold current is beneficial for improving the device selectivity. The variation of oxygen distribution measured by energy dispersive X-ray spectroscopy and scanning transmission electron microscopy indicates the formation or rupture of conducting filaments in the device at different resistance states. It is therefore suggested that the push and pull actions of oxygen ions in the amorphous TiO x and polycrystalline TiO x films during the voltage sweep account for the memory switching and threshold switching properties in the device.
In the near future, the present charge-based flash memories will face the limits to their applications in the very-large-scale integration (VLSI) technology [1] [2] [3] . In order to have compatible storage devices with future high-frequency electronics, several types of non-volatile memory have been developed, such as ferroelectric random access memory (FRAM) [4] [5] [6] , magnetoresistive RAM (MRAM) [7] [8] [9] and phase-change RAM (PRAM) [10] [11] [12] [13] , etc. Among these new memory technologies, resistive random access memory (RRAM) has several properties outweighing the transistor-type memories, such as high-speed operation (sub-ns), low power consumption (< 0.1 pJ), and high endurance (>10 12 cycles) [14] [15] [16] [17] [18] [19] [20] [21] [22] ; it is therefore the most promising candidate to overcome the technological limitations for next-generation non-volatile memory. More importantly, the simpler structure of RRAM makes it feasible to be integrated into a passive crossbar array of high-density memory cells with a cell size of 4F 2 (F = minimum feature size;). By stacking up the crossbar arrays, a higher density of memory devices can be achieved 23 . Nonetheless, the sneak current through neighboring cells is still a problem in the crossbar array structure. Thus, selector devices are needed in the circuit to suppress the sneak current paths 24, 25 . In order to replace conventional charge-based transistor selectors, which require a large space on the chip, for future memory technology in VLSI, smaller bi-directional selector devices, such as the mixed-ionic-electronic-conduction device 26, 27 , bipolar nonlinear device 28, 29 , and the Schottky diodes 30, 31 , have recently been incorporated into bipolar RRAM devices.
A material with the resistive switching (RS) characteristics can be used for non-volatile memory switching (MS) or volatile threshold switching (TS). The low-resistance state (LRS) or the high-resistance state (HRS) of the material can be stably maintained without an external sustaining voltage. This property provides attractive prospects Scientific RepoRts | 6:23945 | DOI: 10.1038/srep23945
for non-volative RRAM applications. When the resistive switching material is used for TS applicaitons, the "ON" and "OFF" states of the device are switchable by adjusting the voltage 32, 33 . Such TS devices typically exhibit bi-directional switching property, useful for suppressing the sneak current paths between memory cells [34] [35] [36] [37] [38] [39] [40] . Recently, it is found that the MS and TS operations can be realized in a single device structure 32, 33, 41, 42 . When such a dual-functional device is operated in the MS mode, it is used for the non-volatile memory storage; when it is operated in the TS mode, it is a bi-directional selector device. The flexibility and simplicity for the MS and TS applications in a single device is beneficial for the advancement of integrated-circuit design.
In this paper, we show that the memory switching and threshold switching can both be operated in a particular (amorphous TiO x )/(Ag nanoparticles)/(polycrystalline TiO x ) structure sandwiched between indium tin oxide (ITO) and fluorine-doped tin oxide (FTO) electrodes. When this device is used for memory switching, it exhibits good electrical properties, especially, the self-compliant driving current, which is beneficial for ultralow programming energy in RRAM applications. When an external current compliance is applied, the device can be operated for threshold switching. It is then an excellent bi-directional selector for high-density memory applications. In order to understand the electrical conduction mechanism of this device, we use scanning transmission electron microscopy (STEM) and energy dispersive spectroscopy (EDS) to study the compositional distribution in the devices at different resistance states. The results suggest that, under voltage sweeps, the push and pull actions on the oxygen ions in the amorphous TiO x layer and polycrystalline TiO x layer can account for both the memory switching and threshold switching operations in the device.
Results
Dual-functional resistive switching device structure and its electrical properties. The active layer of the dual-functional switching device is composed of an amorphous TiO x layer, Ag nanoparticles, and a polycrystalline TiO x layer. This active layer is fabricated on the textured-FTO bottom electrode, followed by the deposition of the ITO top electrode (Details of device fabrication can be found in Methods). Figure 1(a) shows the schematic illustration and the cross-sectional STEM image of the device structure. The as-deposited device is already in the high-resistance state, so that the bias-assisted forming process is not required for the resistive switching operation 43 . Figure 1 (b) shows the typical current-voltage (I-V) curves of the device in the memory switching mode. When a negative voltage sweep (0 V to − 0.8 V) is applied on the top electrode, the current increases rapidly at the SET voltage (V set ≈ − 0.5 V); the device is switched from the high resistance state (HRS) to the low resistance state (LRS). When the voltage is swept reversely to 0.3 V, the device is switched back to HRS at the RESET voltage (V reset ≈ 0.2 V). This memory-switching characteristic sustains after 100 switching cycles. It is noted that, when the voltage is more negative than V set , the current obeys linear I-V relation ( Supplementary Fig. S1 (a)) up to 50 μA. Without such a self-compliance property, an external current limit (so-called compliance current) is required. Otherwise, a large current may be produced to cause eternal device failure, so called the hard breakdown, during the forming or setting process. An RRAM device with the self-compliance property is beneficial for the development of high-density memory array or 3D RRAM applications, because an extra transistor-type current-compliance unit is no longer required.
When a current compliance (I cc = 10 μA) is subsequently applied on the device of Fig. 1(b) , the I-V relation shows the characteristics of threshold switching mode, as shown in Fig. 1(c) (linear I-V relations are plotted in Supplementary Fig. S1(b) ). The device is switched from the OFF state to the ON state, when the voltage is swept to higher than − V th = − 0.8 V (step 1). As the voltage is swept reversely, the current follows the compliance current until the hold voltage, − V hold = − 0.2 V (step 2). The device is then switched back to the OFF state. Similar switching phenomenon occurs in the positive voltage sweep (steps 3 and 4). This threshold-switching characteristic remains similar after 10 successive cycles. In principle, V th in Fig. 1 (c) and V set in Fig. 1(b) should be identical. However, there is distribution of the values of V set (as will be shown in Fig. 2(d) ). The variation of the value of V th from V set is still within the range of the distribution.
From Fig. 1 (c), assuming that a reading voltage is applied between − V th and − V hold , the on/off ratio of the selector device is higher than 10. It is also noted that the TS device has low threshold currents, − I th = − 2 μA and I th = 0.1 μA, at − V th = − 0.8 V and V th = 0.4 V, respectively. Once the TS device is in series with a memory device (so-called 1S + 1R structure) in a memory array, reading memory cells can be accurate for that the problem of sneak current is reduced 39, 40 . Figure 1 (b,c) demonstrate that the device in Fig. 1 (a) can be operated in both the memory switching and threshold switching modes; in addition, when it is operated in the threshold switching mode, it is a bi-directional selector.
Electrical performance for the memory switching and threshold switching operations. The reliability of the resistive switching device in the MS mode is demonstrated in its cycling endurance and retention time tests, as shown respectively in Fig. 2(a,b) . In 100 sweeping cycles, the resistances at HRS and LRS, read at − 0.1 V, are consistently in a ratio of ~200, as shown in Fig. 2(a) . The device is therefore very suitable for memory applications. To understand the conduction mechanism in the memory switching mode, the I-V curves of the device, (amorphous TiO x )/(Ag NPs)/(polycrystalline TiO x ) with ITO and textured-FTO as the electrodes, in both SET (negative voltage region) and RESET (positive voltage region) processes are plotted respectively in Fig. 3 (a,b) in double-logarithmic scale. In the SET process of the device at HRS (Fig. 3(a) ), the current varies linearly with voltage (I ∝ V) in the small bias region, followed by the quadratic dependence (I ∝ V 2 ) in the larger bias region. Such I-V relation is in agreement with the characteristics of the trap-controlled space-charge-limited current [44] [45] [46] [47] , and the dominating trap sites in this device are the oxygen vacancies in the structure. After the SET process, the conducting filament is formed. Thus, the I-V relation presents the ohmic conduction behavior (I ∝ V) at LRS. A similar conducting mechanism is also noted in the RESET process, as shown in Fig. 3(b) . A linear I-V relation appears at LRS, and the space-charge-limited current again dominates the conduction after the RESET process.
When operated in the threshold switching mode, the device at HRS in the turn-on process exhibits a nearly linear relation at low voltage regions, in both negative and positive sweeping (Fig. 3(c,d) ), followed by a more rapidly increasing current in higher voltage regions. A steeper increase of current is noticed between − 0.5 V to − 0.8 V (Fig. 3(c) ). These features are also in agreement with the trap-controlled space-charge-limited current model 44, 45 . After the device is turned off, the device exhibits the ohmic conduction property. Because of the similarities in current-voltage characteristics between the memory switching and threshold switching operations, it is believed that the mechanisms of device operation in both modes are similar.
Composition redistribution during memory switching of the device. The as-prepared device at the initial resistance state (IRS) and those after the SET process (LRS), and after the RESET process (HRS) are analyzed using STEM. The voltage sweeps, and the corresponding I-V curves, for making the LRS and HRS samples are shown in Supplementary Fig. S2 . Figure 4 (a-c) displays the STEM high-angle annular dark-field (HAADF) images and the EDS analysis of the three samples. In the HAADF-STEM images, the intensity is sensitively proportional to Z 1.7 , where Z is the atomic number, revealing compositional information; therefore, the top and bottom electrodes and the Ag nanoparticles appear bright, while the TiO x layers are darker. It is also noted that the area of the top amorphous TiO x layer is brighter than that of the bottom polycyrstalline TiO x layer, implying the existence of heavier elements other than Ti and O. From the EDS composition maps of indium in Fig. 4(a-c) , the brighter contrast in the amorphous TiO x layer is due to the diffusion of indium from the top ITO electrode. Therefore, the top amorphous TiO x layer should contain a noticeable amount of indium during resistive switching.
It has been reported that, in the TiO 2 -based RRAM devices, the resistive switching is via the formation or rupture of the Magnéli phase (Ti n O 2n−1 ; n = 3, 4, 5… ), which is oxygen deficient and exhibits n-type semiconducting properties 18, 48, 49 . When oxygen ions migrate out of the resistive switching layer due to an applied electric field, oxygen vacancies accumulate to form filaments (channels) of the oxygen-deficient TiO x channel. On the other hand, when oxygen ions migrate into the resistive switching layer, the oxygen vacancies are being filled. Therefore, the conducting filaments shrink, making the resistive switching layer more insulating. Indium oxide also exhibits similar resistive switching properties 50 . It is therefore suggested that, in the RRAM devices of Fig. 4 , the amorphous TiO x together with indium oxide play the role as the resistive switching layer.
In this study, textured-FTO substrates are used as the bottom electrodes. The titanium oxide resistive switching layer, deposited by ALD (Methods), conformally covers the bottom electrode. The textured-FTO substrate can also enhance the electrical field near the tips on the surface 51, 52 . When a voltage is applied on this structure, the electric field around the metal particles is also enhanced in the direction parallel to the voltage. Therefore, the electric field between the tips of bottom FTO electrode and the Ag nanoparticle is enhanced to form or rupture the conducting filaments [53] [54] [55] . Likewise, the electric field between the Ag nanoparticles and top electrode is also enhanced. As a result of the migration of oxygen ions under the enhanced electric fields, the relative content of oxygen in the regions surrounding the Ag nanoparticles varies at different resistance states as shown in Fig. 4 . In such a device structure, Au is also one of the candidates for the nanoparticles. Under similar growth conditions to the Ag nanoparticles in this study, the average particles size of Au nanoparticles is about 16 nm, smaller than that of the Ag nanoparticles, and the density of Au nanoparticles is larger. The thickness of the TiO x resistive switching layer between the Au nanoparticles and the ITO electrode in the device is thicker, so that the effect of field enhancement is weaker. A larger voltage is required to operate the device. Besides, due to the density of Au nanoparticles is higher, the number of conducting filaments is larger, leading to larger currents ( Supplementary  Fig. S3 ) and larger power consumption than those shown in Fig. 1(b) . For the device without the metal particles, the forming step for memory switching causes the formation of pores in the TiO x layer ( Supplementary Fig. S4 ), and the endurance and reliability are degraded.
Representative composition ratios of O over the transition metals (Ti and In), calculated from the EDS spectra ( Supplementary Fig. S5 ) of the top amorphous TiO x layer (region I) and the bottom poly-crystalline TiO x layer (region II) at each resistance state are plotted in Fig. 4(d,e) . At IRS (Fig. 4(a) ), the oxygen is deficient (O/(Ti+ In) = 1.1) in region I, implying the existence of conducting filament. By contrast, the O/Ti ratio is about 2 in region II, making the layer less conducting. When a negative bias is swept to the setting voltage V set , the device is set to LRS (Fig. 4(b) ) ( Supplementary Fig. S2(a) ). The negative bias pushes oxygen ions from the top ITO electrode to region I, and the O/(Ti+ In) ratio increases to 1.6. At this process, recombination of oxygen ions with vacancies leads to the rupture of the conducting filaments, so that region I at LRS is less conductive than that at IRS. In region II, the relatively positive bias on the FTO bottom electrode pulls oxygen ions from region II to the electrode, making region II (O/Ti = 1.3) at LRS more conductive than that at IRS.
Reversed movement of oxygen ions occurs when a positive bias is swept over the resetting voltage, V reset ( Supplementary Fig. S2(b) ), making the device at HRS (Fig. 4c) . At this state, some of the oxygen ions in region I have been pulled back to the ITO top electrode, and region I becomes more oxygen-deficient (O/(Ti+In) = 1.1) and more conductive than that at LRS. Meanwhile, oxygen ions are pushed into region II from the FTO bottom electrode, making region II less oxygen-deficient (O/Ti = 1.5) and more insulating than that at LRS.
Discussion
According to the STEM-EDS analysis results in Fig. 4 , the resistive switching of device is due to the push-pull mechanism of the oxygen ions in the top amorphous TiO x layer and the bottom polycrystalline TiO x layer under enhanced electrical fields. Figure 5(a-d) schematically explains the migration of oxygen ions during the setting and resetting steps. In the as-prepared device, Fig. 5(a) , the top amorphous TiO x region is oxygen-deficient, with many conducting filaments, and the bottom polycrystalline TiO x is oxygen-rich, without conducting filaments (according to the EDS results of the IRS sample in Fig. 4(a) ).
During the SET process ( Fig. 5(b) ), a negative voltage sweep pulls the oxygen ions from the polycrystalline TiO x layer to the bottom electrode. Once the oxygen vacancies form a conducting filament, the current increases abruptly and the device is switched to LRS. Meanwhile, a large amount of electrons are injected from top ITO electrode into the amorphous TiO x film. These electrons enhance (push) the oxygen ions migration from the top ITO electrode to the amorphous TiO x layer. The oxygen ions recombine with oxygen vacancies, so that the existing conducting filament in this layer shrinks. As a result, the resistance in the top amorphous TiO x layer increases rapidly, leading to the self-compliance current (Fig. 5(c) ). Thus, the device presents ohmic I-V relation, as shown in Fig. 3(a) , and hard breakdown of the device is avoided.
During the RESET process, Fig. 5(d) , the positive voltage sweep pulls the oxygen ions from the amorphous TiO x layer to the top ITO electrode, and pushes the oxygen ions from the bottom FTO electrode into the polycrystalline TiO x layer. Even though the conducting filament grows in the amorphous TiO x layer (as evidenced in Fig. 4(c) , the oxygen concentration in region I decreases), the filaments in the polycrystalline TiO x layer shrink, making the device at HRS. The asymmetric I-V relation present in this device is perhaps due to the difference between the oxygen migration rates across the ITO/amorphous TiO x and polycrystalline TiO x /FTO interfaces.
To operate the device for threshold switching, the current compliance is required; furthermore, the range of voltage sweep is wider in threshold switching than that in memory switching. For setting the device to the ON state (step 1 in Fig. 1(c) ), the negative voltage sweep drives the migration of oxygen ions to form filaments in the polycrystalline TiO x (Fig. 5(e) ). When the bias is reduced, step 2 in Fig. 1(c) , the current is still maintained at the compliance current. The current flow through the top ITO electrode also causes the migration of oxygen ions to fill the oxygen vacancies in the amorphous TiO x layer. In contrast to memory switching, the prolonged migration of oxygen ions and accompanied Joule heating rupture the existing conducting filaments, and the device is switched to the high resistance OFF state (Fig. 5(f) ). The device is therefore has the volatile memory property. The positive voltage sweep also switches the device to the ON and OFF states (steps 3 and 4 in Fig. 1(c) ) in similar mechanisms, as shown in Fig. 5(g,h) , respectively.
In summary, dual-functional resistive switching devices for nonvolatile memory switching and volatile threshold switching applications can be realized in a structure composed of (amorphous TiO x )/(Ag NPs)/(polycrystalline TiO x ) with ITO and textured-FTO as the electrodes. The resistive switching is due to the formation and rupture of conducting filaments in the TiO x layers between Ag nanoparticles and the electrodes, where the electric fields are enhanced. Migration of oxygen ions due to the enhanced electric fields is observed in the STEM-EDS composition analysis. Based on the push-pull mechanism, the migration of oxygen ions accounts for the formation and rupture of the conducting filaments, which are made of oxygen-deficient TiO x structure. This resistive switching device is forming-free, with low (< ±1 V) and uniform setting and resetting voltages. It also has uniform resistance at HRS and LRS and the self-compliant current-voltage relation for RRAM applications. By applying a compliance current (10 μA), the device is operated in the threshold switching mode and can be a bipolar selector with a high on/off ratio.
Methods
Device fabrication. A 10 nm amorphous titanium oxide (TiO x ) thin film was deposited on a textured-FTO (~300 nm) on glass substrate using atomic layer deposition (ALD) with titanium isopropoxide (Ti(OCH(CH 3 ) 2 ) 4 , TTIP) as the titanium precursor and H 2 O as the oxygen precursor at 200 °C. Then the sample was annealed at 500 °C in oxygen for 5 min using the rapid thermal annealing (RTA) process. During the RTA process, the amorphous TiO x thin film transforms into the polycrystalline anatase TiO x phase.
A 3 nm thick Ag film was thermally evaporated onto the polycrystalline TiO x thin films at a rate of 0.1 Å/s in the vacuum of 4 × 10 −6 Torr. The subsequent annealing at 300 °C for 5 min in nitrogen aggregated the Ag films to form nanoparticles. The average diameter was approximately 25 nm ( Supplementary Fig. S6 ). Under the same sample growth conditions, the average diameter of Au nanoparticles was around 16 nm ( Supplementary Fig. S7 ).
After the formation of Ag NPs, a 10 nm amorphous TiO x film was deposited onto the sample surface using ALD at 200 °C. The top ITO electrode in a thickness of 100 nm was deposited in a DC Ar plasma sputtering system at 150 °C. The electrodes are in a diameter of 250 μm, defined by a shadow mask during deposition.
Electrical measurements. The current-voltage curves, cycling endurance, and data retention of the devices were measured by a Keithley 4200 semiconductor parameter analyzer. While a DC voltage was applied to the top ITO electrode, the bottom FTO electrode was grounded. For testing the device in the memory switching mode, no current compliance was needed to avoid the hard breakdown problems, but, in the threshold switching mode, a current compliance was required.
Sample preparation for scanning transmission electron microscopy analysis. Specimens of the device cells at the initial resistance state (IRS), after switched to the low resistance state (LRS), and after switched back to the high resistance state (HRS) were respectively prepared in a focused ion beam (FIB) system, FEI Helios 600i. STEM imaging and EDS analysis of these specimens were conducted in a 200 kV FEI Tecnai Osiris transmission electron microscope.
